Recent year in the world the real applications, usually needed only a few key features of Universal Asynchronous Receiver Transmitter (UART). It is a type of serial communication protocol, which improves the problem of parallel communication and develops effectively in several services. This paper presents a transceiver system based on PIC microcontroller. It also presents software designs to transmit and receive data through the virtual channel. The system is designed to study the effects of baud rate variations between transmitter and receiver for noise and noiseless AWGN channel. The system has been simulated by Proteus simulator version 8.1, and then tested successfully at baud rates (2400, 4800, 9600, and 19200) bps. Simulation results show that the error rate has zero values at the desired baud rate value, and also, at the adjacent values. Thus, the zero level of error rate is increased by increasing baud rate values, which fixed by the transmitter and vice versa.
Related Work
Here, the authors have shown that UART was the programming microchip device that controlled the interface between the computer and its peripheral devices. It is a very popular serial data communication circuit. The serial transmission process depends on the shift registers principle. There are 2 forms of different serial transmissions, i.e., Synchronous and the Asynchronous systems. In the synchronous serial communication, the TX and the RX have to transmit at the same time. Furthermore, the asynchronous transmission helps in the transmission of data without sending any clock signals to the RXs. The UART modules are satisfied in the asynchronous data transmission with the help of the VHDL design language. Very stable and reliable results can be obtained. Furthermore, the design displays high flexibility with the reference values and better integration [15] . Many systems have been presented in this study, including high data collection and speed control systems, which depend on the Peripheral Component Interconnect (PCI) and the multi-digital signal processing systems. First-in first-out 
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(FIFO) was used for communicating between the low and high-speed component, or for communicating between the sub-controllers. First-in first-out (FIFO) is an essential component of such systems and acts as a bridge between several devices. In this study, the authors developed a controller which contained the FPGA-based asynchronous FIFO as its most significant component. This FIFO helped in determining the various features of the controller and could be used for completing the communication in the serial or the parallel ports [16] .
Here, the authors have also used an 8 common data bit number, which corresponded to one byte of data. A general ASCII code in the communication device uses only seven LSBs, while the MSB was zero. When the UART was configured in eight data bits, one stop bit, and zero parity bit, the received data was in the form of 0-dddd-ddd 0-1, where d was the data bit and could be either zero or one. Assuming that UART had a configuration of eight data bits, one stop bit, and zero parity bit, the baud rate was generally 4800, 9600, or 19,200 bauds [17] . This circuit produced a Frequency Division as it is able to divide the input frequency by the factor of 2. The Frequency Divider divides the frequency based on the requirements of the system. Hence, the authors used the UART with a frequency divider as this ensured that no other device had to be attached to the system for dividing the frequency. In one study, [18] the authors implemented the two-directional shift converter process with the First in first out and the UART circuit blocks in an FPGA device with the help of the Verilog HDL language that was used in the embedded system converter RS232 connected to the USB. Also, an eight-bit UART module design which was based on the Verilog HDL was employed in [19] . Such a design automatically identified the addresses of every character. The authors also used a VLSI design and passed the data between their proposed 9-bit UART modules with the host CPU. This design consisted of the transmitter, receiver, Prescaler modules, and the asynchronous FIFOs. In another study [20] , the researchers developed the process for software implementation of the UART with the help of the shift register. They aimed to obtain a UART-core that could be used as the module for implementing a big system, irrespective of the type of implementation platform selected. Another study used USBs in PCs without serial interfaces [21] . The authors implemented a universal protocol in their Hardware Description Language (HDL) for the ICs, while they used the MATLAB program for the PC. Their design was easily adaptable to the structure and requirements of any specific IC. Authors [22] used the design module for developing a 60-Gb/s nonreturnable-to-zero transceiver having an adaptive equalization and a baud-rate Clock and Data Recovery (CDR). Their design employed a full equalization front end having a per-path adaptation and a per-sampler offset calibration which enabled the operation at a speed of 60-Gb/s over the realistic channels. In [23] , the researchers proposed and developed a cost-effective transmitter-based self-calibration system for the frequency response and IQ time delay, which used only the low-bandwidth components. The frequency response correction and the sub-ps timing correction enabled the transmission of 400GE, 66Gbaud DP-16QAM, and a 44Gbaud DP-64QAM. Also, a review of the recent studies in the field of high baud rate signal generation or detection was published in [24] . The authors investigated the various advanced algorithms that were applied at the transmitter and receiver sides for the signal pre-or post-equalization and compensation, respectively. In [25] , the authors presented a serial communication design describing the 8051 microcontroller-based system and the PC interconnection with the help of the RS232 design rules. This study also presented a software design for effective data transmission between the systems.
Hardware System Design
In this section, a hardware simulation will be implemented and discussed. Transmitter and receiver circuits are implemented and simulated by using Proteus simulator version 8.1 since these circuits are built by PIC 16F877A microcontroller chip. One 16F877A chip is used for transmitter circuit, and another one is used for the receiver circuit. A noise signal is generated by a separate PIC chip. The description of the whole system is shown in Figure 1 
Software System Design
The software code of both transmitter and receiver systems is written based on Mikro C software package version 6.1 and then simulated by Proteus simulator version 8.1. The following steps of the algorithm can describe the transmitter system algorithm: − Initialize I/O ports. The following steps describe the additive white Gaussian noise (AWGN) algorithm: − Initialize I/O ports − Do recursive loop to send AWGN noise in a random manner. − Repeat step 2 infinitely. The AWGN noise algorithm is implemented by the following flowchart, as shown in Figure 3 .
The following steps describe the receiver system algorithm: − Initialize I/O ports − Prepare the recursive loop to ensure that authentication from the receiver is done regularly. − If there is no receiving data, end the program, else, print the receiving data. − End the program. The receiver algorithm is implemented by the following flowchart, as shown in Figure 4 . 
Simulation Results and Discussion
In order to study the effects of baud rate variations on receiving data signal, we fixed four baud rate values, i.e. (2400, 4800, 9600, and 19200) bps at the transmitter system, while the baud rate values of the receiver are varied in range (1000 to 35000) bps. At receiver system, the error rate is measured for all baud rate values. Also, the study is done for the system with and without existing AWGN noise signal. Case 2400 bps: In this case, the transmitter system is fixed at 2400 bps. Figure 5 shows that the error rate has zero values around baud rate value (2400 bps), and has non-zero values at any value of baud rate except (2400 bps). In the case of receiving signal with existing of AWGN noise, the error rate has a minimum value at the value of (2400 bps) among all values of baud rate, as shown in Figure 5 . Case 4800 bps: In this case, the transmitter system is fixed at 4800 bps. Figure 6 shows that the error rate has zero values around baud rate value (4800 bps), and has non-zero values at any value of baud rate except (4800 bps). In the case of receiving signal with existing of AWGN noise, the error rate has a minimum value at the value of (4800 bps) among all values of baud rate, as shown in Figure 6 . Case 9600 bps: In this case, the transmitter system is fixed at 9600 bps. Figure 7 shows that the error rate has zero values around baud rate value (9600 bps), and has non-zero values at any value of baud rate except (9600 bps). In the case of receiving signal with existing of AWGN noise, the error rate has a minimum value at the value of (9600 bps) among all values of baud rate, as shown in Figure 7 .
Case 19200 bps: In this case, the transmitter system is fixed at 19200 bps. Figure 8 shows that the error rate has zero values around baud rate value (19200 bps), and has non-zero values at any value of baud rate except (19200 bps). In the case of receiving signal with existing of AWGN noise, the error rate has a minimum value at the value of (19200 bps) among all values of baud rate, as shown in Figure (8) . As shown in the four cases, the average error rate is increased as increasing baud rate values that fixed at the transmitter. Since the average error rate for case (19200 bps) is larger than the average error rate of the case (9600 bps). Also, the average error rate for case (9600 bps) is larger than the average error rate of the case (4800 bps) and so on. As shown in figures, the error rate has a wider range of zero values for larger baud rate values which fixed at the transmitter. Thus, the error rate for case (19200 bps) has a wider range of zero values than error rate case (9600 bps). Also, the error rate for case (9600 bps) has a wider range of zero values than error rate case (4800 bps) and so on. Therefore, the case (2400 bps) has a narrower range of zeros value than other cases. Thus, simulation results show slight error in receiving signal for baud rate variations as compared with [25] . 
Conclusions
A transmitter system based-PIC microcontroller is implemented and simulated in Proteus simulator version 8.1. The system is designed and tested to send and receive data signals at different values of baud rates. The average error rate is increased for larger values of baud rate that is fixed at transmitter system and vice versa. At larger values of baud rate, the error rate is still continuous to zero levels for not only at the desired baud rate value, but it exceeds to the adjacent values of baud rate, which improve the reliability of received the data signal.
